


Figure 5 MGT FPGA 200






Figure 7 current source block 234





Figure 8 yoltage divider 238



start

Figure 10

end